MMM	MMM	PPPPPPPPPP	P
MMM	MMM	PPPPPP PPPP	P
MMM	MMM	PPPPPPPPPP	P
MMMMMM	MMMMMM	PPP	PPF
MMMMM	MMMMMM	PPP	PPF
MMMMMM	MMMMMM	PPP	PPF
MMM MM		PPP	PPF
MMM MM		PPP	PPF
MMM MM		PPP	PPF
MMM	MMM	PPPPPPPPPP	
MMM		PPPPPPPPPPP	•
	MMM		
MMM	MMM	PPPPPPPPPPP	P
MMM	MMM	PPP	
MMM	MMM	PPP	
MMM	MMM	PPP	

MM MM MMM MMM MMMM MMMM MMMM MM MM MM MM	PPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPPP		NN NN NN NN NN NN NNNN NN NNNN NN		••••
		\$			

MPINT Table of	contents	- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00	Page	0
(1) (1) (1) (1) (1) (1) (1) (1)	61 145 169 193 243 336 431 461	DEFINITIONS MPS\$MAINIT - INITIALIZE MULTI-PORT MEMORY ADAPTER MPS\$INTPRIM - INTERRUPT PRIMARY PROCESSOR MPS\$INTSCND - INTERRUPT SECONDARY PROCESSOR MPS\$PINTSR - PRIMARY PROCESSOR INTERRUPT SERVICE ROUTINE MPS\$SINTSR - SECONDARY INTERRUPT SERVICE ROUTINE MPS\$INVALID - Relay invalidate request to secondary MPS\$BUGCHECK - Relay bugcheck request to secondary and wait MPS\$SECBUGCHK - Relay secondary's bugcheck request to primary		

MP VO4

0000

52

secondary to do an invalidate of a system space address.

MP]

SYR

BU(

BU(

BU(

EEEEEEEEEEEEEELLMA

MM

MPI

MP

MP

MP

MP

MP

MPF

MP

MP

MPI MPI MPI MPI

MPI

MPI MPI MPI

MPI

MPI

MP! MP!

MPI

MPI

MP MP MP MP MP MP

MP

```
0000
                Version:
                                 'v04-000'
ŏŏŏŏ
ŎŎŎŎ
ŎŎŎŎ
                       .MCALL
.TITLE
.IDENT
ŏŏŏŏ
                                 MPINT - MULTI-PROCESSOR INTERRUPT HANDLER
ŎŎŎŎ
                                 'V04-000'
ŏŏŏŏ
ŏŏŏŏ
ŎŎŎŎ
0000
           67
                  COPYRIGHT (c) 1978, 1980, 1982, 1984 BY DIGITAL EQUIPMENT CORPORATION, MAYNARD, MASSACHUSETTS. ALL RIGHTS RESERVED.
0000
0000
             *
0000
             *
0000
          10
             : *
                  THIS SOFTWARE IS FURNISHED UNDER A LICENSE AND MAY BE USED AND COPIED ONLY IN ACCORDANCE WITH THE TERMS OF SUCH LICENSE AND WITH THE INCLUSION OF THE ABOVE COPYRIGHT NOTICE. THIS SOFTWARE OR ANY OTHER COPIES THEREOF MAY NOT BE PROVIDED OR OTHERWISE MADE AVAILABLE TO ANY
0000
          11
ŎŎŎŎ
0000
0000
0000
                  OTHER PERSON. NO TITLE TO AND OWNERSHIP OF THE SOFTWARE IS HEREBY
0000
                  TRANSFERRED.
0000
         17
             ; *
0000
                  THE INFORMATION IN THIS SOFTWARE IS SUBJECT TO CHANGE WITHOUT NOTICE
          19
             *
0000
                  AND SHOULD NOT BE CONSTRUED AS A COMMITMENT BY DIGITAL EQUIPMENT
         222222222223
0000
                  CORPORATION.
0000
0000
                  DIGITAL ASSUMES NO RESPONSIBILITY FOR THE USE OR RELIABILITY OF ITS
0000
                  SOFTWARE ON EQUIPMENT WHICH IS NOT SUPPLIED BY DIGITAL.
0000
ÖÖÖÖ
0000
0000
0000
0000
0000
0000
               Facility: Executive , Hardware fault handling
0000
0000
                Abstract: This module contains the VAX multiport memory interrupt handler.
0000
0000
               Environment: MODE=Kernel, Interrupt
0000
0000
                Author: RICHARD I. HUSTVEDT, Creation date: 15-May-1979
0000
          38
          39
0000
               Modified by:
0000
          40
0000
         41
                       V03-007 KDM0026
                                                     Kathleen D. Morse
                                                                                  14-0ct-1982
                                 Conditionalize time-out logic based on debugging switch
0000
0000
                                 so that taking a breakpoint on the secondary does not
0000
                                 make the primary turn it off.
000C
         46
0000
                                                                                  13-0ct-1982
                       V03-006 KD#0018
                                                     Kathleen D. Morse
0000
                                 Add logic to primary code for secondary wait check
         48
0000
                                 request.
0000
0000
          50
                       V03-005 KDM0020
                                                                                  04-0ct-1982
                                                     Kathleen D. Morse
0000
                                 Add time-out logic to primary code that requests the
```

MPINT - MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 Page 2 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1 (1)

0000 53 : V03-004 KDM0012 Kathleen D. Morse 20-Sep-1982 0000 55 Add second error tog buffer and clear MA780 interrupt 0000 56 before checking for reason of interrupt.

Pho

MP Psi

PSI

\$AI AE

In Coarsyl Syl Psic As This This Sol

30

MA

.PSECT AEXENONPAGED, LONG

VAX/VMS Macro VO4-00

**

3 (1)

Page

- MULTI-PROCESSOR INTERRUPT HANDLER

0000000

MPINT V04-000	0000 95 ;++ 0000 96 ; 0000 97 ; FUNCTIONAL DE 0000 98 ; 0000 99 ; This routine 0000 100 ; recovery rest 0000 101 ; errors and en 0000 102 ; 0000 103 ;	PORT MEMOR 5-SEP-1984 02: MPS\$MAINIT - INITIALIZE SCRIPTION: is called at system initi		Page	(1)
54 0000°CF 00400000 8F 64 04 A4 FF000001 8F	0000 107; 0000 108; 0000 109 MPS\$MAINIT:: BB 0000 110 PUSHR D0 0002 111 MOVL D0 0007 112 MOVL 000D 113 D0 000E 114 MOVL 000F 115 000F 116 D0 0016 117 MOVL	<pre>#^M<ro,r1,r2,r3,r4,r5> W^MPS\$AL_MPMBASE,R4 #MPM\$M_CSR_PU,- MPM\$L_CSR(R4) #MPM\$R_CR_ERRS!- MPM\$M_CR_MIE,- MPM\$L_CR(R4) #MPM\$R_SR_SS!- MPM\$M_SR_IDL!- MPM\$M_SR_IT!- MPM\$M_SR_AGP!-</ro,r1,r2,r3,r4,r5></pre>	Save registers Get base of MPM registers Clear any power-up status Clear any port errors and Enable master interrupt Clear any status errors and disable error interrupts		
08 A4 D000E000 8F 50 OC A4 50 800FFFFF 8F OC A4 50 01 10 A4 9000000C 8F 00000400 8F 18 A4 1C A4 50 64 50 64 50 00 50 50 02 50 04 24 A4 OF 50	0017 119 0017 120 0017 121 0017 122 0017 123 D0 001E 124 MOVL CA 0022 125 BICL 0029 126 ASSUME C9 0029 127 BISL3 D0 002E 128 MOVL 002F 129 002F 130 D0 0036 131 MOVL 003C 132 D4 003E 133 CLRL MOVL EF 0044 135 EXTZV 0046 136 C4 0049 137 MULL EF 0046 136 C4 0049 137 MULL C4 0049 137 MULL C5 0054 140 BA 0054 141 POPR 05 0056 142 RSB	MPM\$M_SR_MXF!- MPM\$M_SR_ACA MPM\$L_SR(R4) MPM\$L_INV(R4),R0 #^C <mpm\$m_inv_stadr>,R0 MPM\$V_INV_ID_EQ_0 #100,R0,MPM\$L_INV(R4) #MPM\$M_ERR_ELR!- MPM\$M_ERR_TMP,- MPM\$L_ERR(R4) #MPM\$M_CSR1_MIA,- MPM\$L_CSR1(R4) MPM\$L_CSR(R4),R0 #MPM\$V_CSR_PORT,- #MPM\$S_CSR_PORT,- #MPM\$S_CSR_PORT,- #MPM\$S_CSR_PORT,R0,R0 #MAX_PORTS,R0 #MPM\$V_IIE_CTL,R0 R0,#^XF,MPM\$L_IIE(R4) #^M<r0,r1,r2,r3,r4,r5></r0,r1,r2,r3,r4,r5></mpm\$m_inv_stadr>	Get invalidation register Clear all but starting address Cached nexus id's start at 0 Set cpu (nexus 0) as cached Clear any errors Clear any error Clear any diagnostic settings Get CSR register Get port number Compute interrupt enable bit # Enable interport interrupts from all ports Restore registers Return		

MP] Tat

```
- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 MPS$INTPRIM - INTERRUPT PRIMARY PROCESSO 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1
                                                        .SBTTL MPS$INTPRIM - INTERRUPT PRIMARY PROCESSOR
                                        145
1467
1489
1553
15567
1557
1559
                                            :++
: FUNTIONAL DESCRIPTION:
                                               MPS$INTPRIM is called to cause an interrupt to the primary processor.
                                               CALLING SEQUENCE:
                                                       BSB/JSB MPS$INTPRIM
                                               INPUT PARAMETERS:
                                                       NONE
                                               OUTPUT PARAMETERS:
                                        160
                                        161
162
163
                                                       NONE
                                        164 MPS$INTPRIM::
                                                                 W^MPS$GL_PRIMSKT, aW^MPS$GL_MPMIIR ; Trigger primary interrupt
0000'DF
             0000'CF
                         D0
05
                               0057
                                        165
                                                       MOVL
                                        166
167
                               005E
                                                       RSB
                                                                                                 ; And return
```

005F

MP

V04

Page

(1)

VAX/VMS Macro V04-00

```
16-SEP-1984 02:04:07
5-SEP-1984 02:06:30
                       MPS$PINTSR - PRIMARY PROCESSOR INTERRUPT
                                                                                                [MP.SRC]MPINT.MAR:1
                                                   .SBTTL MPS$PINTSR - PPIMARY PROCESSOR INTERRUPT SERVICE ROUTINE
                                     194
                             0067
                                         ;++
                             0067
                                     195
                                         : FUNCTIONAL DESCRIPTION:
                             0067
                                     196
                             0067
                                     197
                                           MPS$PINTSR is entered via the interrupt vector for the MA780 in
                             0067
                                          : the primary processor in response to a call to MPS$INTPRIM.
                             0067
                                     199
                             0067
                                     200
                             0067
                                     201
                                     ŽŎŻ
ŽŎŽ
                             0067
                                                    ALIGN
                                                           LONG
                             8000
                                         MPSSPINTSR::
                                                                                          Primary interrupt service routine
                                     204
205
                                                                                          Save RO
                             0068
                                                   PUSHL
                        DD
            0000°CF
                        DO
                             006A
                                                   MOVL
                                                            W^MPS$AL MPMBASE.RO
                                                                                          Get base of MPM registers
   20 A0
            0000'CF
                        00
                             006F
                                     206
                                                   MOVL
                                                            W^MPS$GL_PRIMSKC,MPM$L_IIR(RO) ; Clear pending interrupt
                             0075
                                     207
                  50
                     8EDO
                                                   POPL
                                                                                          Restore RO
   04 0000'CF
                  00
                        E7
                             0078
                                     208
                                                   BBCCI
                                                            #MPS$V_SECBUGCHK,W^MPS$GL_SECREQFLG,10$; Br if no bugchk to do
                             007E
                                     209
                                                   LIST.
                                                            MEB
                                                   BUG_CHECK MPBADMCK, FATAL . WORD ^XFEFF
                             007E
                                     210
                                                                                        ; Jump to bugcheck code
                      FEFF
                             007F
                      00041
                                                            .IIF IDN <FATAL>,<FATAL> ,
                                                                                          . WCRD
                             0080
                                                                                                          BUG$_MPBADMCK!4
                 00000080
                                     211
212
213
                             0082
                                                                                        ; Location for secondary to place the
                                         MPS$GW_BUGCHKCOD == .-2
                             0082
                                                                                          type of bugcheck it is requesting
                             0082
                                                   .NLIST
                                     214 10$:
215
                                                            #MPS$V_SECERRLOG,W^MPS$GL_SECREQFLG,50$; Br if no errlog to do
#^M<RO,R1,R2,R3,R4,R5> ; Save registers
   46 0000°CF
                             0082
                        F7
                                                   BBCCI
                             0088
                        88
                                                   PUSHR
                                                            #MPS$V_ERLBUF1,W^MPS$GL_ERLBUFIND,30$; Br if no entry in buf 1 W^MPS$AL_ERLBUF1,R3 ; Get address of error log entry
   2F 0000'CF
                                     216
                        E7
                             A800
                                                   BBCCI
                        9Ė
      53_
            0000'CF
                             0090
                                                   MOVAB
                                                            EMBSW_SIZE(R3),R1
#EMBSC_HD_LENGTH,R1,R5
         51
                             0095
                                     218 20$:
                        3C
              FC A3
                                                   MOVZWL
                                                                                          Find size of error log entry
       55
                                     219
            51
                             0099
                        C3
                                                   SUBL3
                                                                                          Remember size of entry to move in
                                                            GAERLSALLOCEMB
        00000000 GF
                                     220
                        16
                             009D
                                                   J S B
                                                                                          Allocate an error log buffer
                                     221
               19
                  50
                             00A3
                                                            RO.30$
                        E9
                                                   BLBC
                                                                                          Br if none available
                                     222
223
224
225
                                                            EMB$L_HD_SID(R3),EMB$L_HD_SID(R2); Set system ID in error msg
EMB$W_HD_ENTRY(R3),EMB$W_HD_ENTRY(R2); Set msg type in errlog
                  63
            62
                        00
                             00AÉ
                                                   MOVL
              04
     04 A2
                        B0
                                                   WVVM
                             00A9
                        DD 28
                                                   PUSHL
MOVC3
                             00AE
                                                                                          Remember address of buffer
                                                            R5, EMB$C_HD_LENGTH(R3), EMB$C_HD_LENGTH(R2); Move msg into buf
         10 A3
                             00B0
10 A2
                                     226
                                                   POPL
                     8EDO
                             00B6
                                                                                          Restore buffer address
                                     227
        00000000 GF
                                                            G^ERLSRELEASEMB
                                                                                          Release the error log buffer
                             00B9
                        16
                                                   JSB
                                     228
                  Ŏ1
                                         30$:
                                                            #MPS$V_ERLBUF2,W^MPS$GL_ERLBUFIND,40$; Br if no entry in buf 2
   07 0000°CF
                        E7
                             00BF
                                                   BBCCI
                        9E
                                                            WAMPSSAL_ERLBUF2,R3
            0000'CF
                             00C5
                                                   MOVAB
                                                                                          Get address of error log entry
                                     230
                                                            20$
                        11
                             00CA
                                                   BRB
                                                                                          Join common code
                                     231
                                                   POPR
                                                            #^M<RO,R1,R2,R3,R4,R5>
                        BA
                             00CC
                                         405:
                                                                                          Restore registers
                                     232
233
                             00CE
                             00CE
                                           Nothing to be done at device IPL. This is either a spurious
                             00CE
                                           interrupt, or an event flag wait check request from the secondary,
                             00CE
                                           or a legitimate reschedule request from the secondary. Cause the
                             OOCE
                                           reschedule software interrupt and check for requested work at that
                             00CE
                                         ; IPL.
                                     238
239
240
241
                             OOCE
                                         50$:
                                                                                        ; Request IPL 5 interrupt
                             00CE
                                                   SOFTINT #5
                             00D1
                        02
                                                   REI
                                                                                        : And return
```

- MULTI-PROCESSOR INTERRUPT HANDLER

0002

Page

8 (1)

```
- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 MPS$SINTSR - SECONDARY INTERRUPT SERVICE 5-SEP-1984 02:06:30
                                                                                                  VAX/VMS Macro VO4-00
                                                                                                  [MP.SRC]MPINT.MAR; 1
```

```
.SBTTL MPS$SINTSR - SECONDARY INTERRUPT SERVICE ROUTINE
      $ 400
$ 400
$ 400
$ 400
              745678901
745478901
                   :++
: FUNCTIONAL DESCRIPTION:
       0025
      0005
                     MPS$SINTSR is entered in response to an interrupt on the secondary
      0002
                     processor. The interrupt was sent for one of the following reasons:
      DOD2
      00D2
                            1) An AST was sent to the process currently
      00D2
                               running on the secondary
      0002
                               (Primary processor is executing QAST.)
      00D2
      00DS
                            2) A system space address was invalidated by
      0002
                               the primary processor
      00D2
                               (Primary processor is executing FREWSL or PAGEFAULT.)
              257
      00D2
      0002
                            The primary wants to bugcheck.
      00D2
              259
      0002
              260
                     The secondary processor, not knowing which reason the interrupt
                     was sent, does the appropriate work to handle all the reasons.
      0002
              261
              262
263
      00D2
                     (Since the code is small, there is no need to figure out the real
      0002
                     reason for the interrupt.) The following list corresponds to the
      00D2
              264
                     work done to handle the above conditions causing an interrupt:
      0002
              265
      00D2
              266
                            1) The ASTLVL for the process currently running
      00D2
              267
                               on the secondary is updated
      00D2
              268
      0002
              269
                            2) An invalidate is done for the system space
      00D2
              270
                               address indicated by MPS$GL_INVALID
              271
      0002
              272
273
274
275
276
277
278
279
      00D2
                            First, fold up the current process.
                               Second, load the loop address into the RPB.
      00D2
      00D2
                               Third, acknowlege the bugcheck request.
      0002
                               fourth, halt to turn off mapping. Execution continues
      0002
                               if restart is enabled, by the console program executing
      00D2
                               RESTAR.CMD.
      00D2
      00D2
              280
      00D2
                                    LONG
                            .ALIGN
                  MPS$SINTSR::
      00D4
              281
                                                                  Secondary interrupt service routine
      00D4
              2834567890123
2834567890123
293
                            PUSHL
                                                                  Save RO
 DD
                                     WAMPS$AL_MPMBASE,RO
 D0
      00D6
                            MOVL
                                                                  Get base of MPM registers
 D0
      00DB
                            MOVL
                                     W^MPS$GL_SCNDMSKC,MPM$L_IIR(R0); Clear pending interrupt
8ED0
      00E1
                            POPL
                                                                  Restore RO
 E6
E0
      00E4
                                     #LCK$V_INTERLOCK, W^MPS$GL_INTF \LOCK, 5$; Flush cache queue
                            BBSSI
                                     #BUG$V_BUGCHK, W^MPS$GL_BUGCHECK, 10$; Br if bugcheck requested #MPS$V_STOPREQ, W^MPS$GL_STOPFLAG, 50$; Br if STOP/CPU requested
                  5$:
      OOEA
                            BBS
      00F0
                            BBS
      00F6
      00F6
                     Update the ASTLVL for the process currently running on the secondary.
```

50 00 0000°CF ŎŎ 26 0000°CF 4B 0000 CF 00 E0 00F6 00F6 00F8 0000'CF 50 DO 294 50 00FD 6C AO D0 **2**95 00CF 50 90 0101 296 297 298 299 DA 0106 0109

0109

0109

0000'CF

0000'CF

20 AO

PUSHL Save RO W^MPS\$GL_CURPCB,RO MOVL Get current PCB address PCB\$L_PHD(RO),RO PHD\$B_ASTLVL(RO),RO Get PHD address MOVL MOVB And fetch ASTLVL MTPR RO, #PRS_ASTLVL Update current value

Invalidate the system space address that is contained in MPSSGL_INVALID.

; Stop the secondary

334 805:

HALT

016F

Page

VAX/VMS Macro V04-00

```
- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 MPS$INVALID - Relay invalidate request t 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1
                                                                                                                                 (1)
                                               .SBTTL MPS$INVALID - Relay invalidate request to secondary
                          0170
                          0170
                                      : FUNCTIONAL DESCRIPTION:
                          0170
                                  339
                          0170
                                        MPS$INVALID relays a translation buffer invalidate request to
                          0170
                                  341
                                        the secondary processor and waits for acknowledgement before
                          0170
                                        proceeding. Since PO pages are only referenced by the processor
                          0170
                                        currently executing a process, only system pages need to be
                          0170
                                        invalidated by both the primary and secondary processors at
                          0170
                                  345
                                        the same time.
                          0170
                          0170
                                      ; This code is hooked into the pagefault exception handling code.
                          0170
                          0170
                                  349
                          0170
                          0170
                                      MPS$INVALID::
   03 A3
            84 8F
                         0170
                                                        #<PTE$M_VALID!PTE$M_MODIFY>a-24,3(R3); Clear valid and modify
                     8A
                                               BICB
                          0175
                                                                                     (Replaced instruction)
                          0175
                                               INVALID R2
                                                                                     Invalidate for primary processor
                         0178
                                  355
                                                       #VA$V_SYSTEM,R2,60$; Only invalidate for system space MPS$K_STOPSTATE GT MPS$K_INITSTATE
      38 52
               1 F
                     E1
                                               BBC
                         0170
                                               ASSUME
                                                        WLCK$V_INTERLOCK, W^MPS$GE_INTERLOCK, 10$; Flush cache queue
 00 0000°CF
                         0170
                                               BBSSI
                                                       W^MPS$GL_STATE,#MPS$K_INITSTATE; Secondary active?
60$; Br if no, secondary not responding
                                 358 10$:
         0000'CF
                     D1
                         0182
    05
                                               CMPL
               2B
52
                     18
                         0187
                                 359
                                               BGEQ
                         0189
    0000'CF
                     D0
                                                        R2,W^MPS$GL_INVALID
                                 360
                                               MOVL
                                                                                  : Set address to invalidate
                         018E
                                  361
                         018E
                                                        DF.MPPFMSWT
                         018E
                                               INCL
                                                        W^PFM$L_CNT_INVAL
                                                                                  ; Add one to perf meas invalidate ctr
                         018E
                                               .ENDC
                         018E
                         018E
             FECE
                     30
                                               BSBW
                                                        MPS$1NTSCND
                                  366
                                                                                    Interrupt secondary processor
                         0191
                                  367
                     DD
                                               PUSHL
                                                                                    Save R10
                                                        R10
                                                        #15000000,R10
5A
     00E4E1C0 8F
                         0193
                     DO
                                               MOVL
                                                                                     Initialize time-out counter
                         019A
                                     20$:
            02 5A
                                 369
                                               SOBGEQ
                                                       R10,30$
                                                                                    Repeat loop, waiting for secondary ack
                                 370
                         019D
                                 371
                         019D
                                               .IF
                                                        NDF , MPDBGSWT
                                 372
373
               18
                     11
                         019D
                                               BRB
                                                        70$
                                                                                   ; Go log failure and turn off secondary
                         019F
                                                        :MPDBGSWT DEFINED
                                               _IFF
                         019F
                                               BRB
                                                                                    Don't turn off secondary, just loop
                                 375
                         019F
                                                                                      if debugging as breakpoints would
                         019F
                                 376
                                                                                      cause the secondary to get turned off
                         019F
                                  377
                                               .ENDC
                         019F
 00 0000'CF
                     E6
D5
                                  379
                         019F
                                               BBSSI
                                                        #LCK$V_INTERLOCK,W^MPS$GL_INTERLOCK,40$ : Flush cache queue
          0000'CF
                         01A5
                                 380
                                     405:
                                               TSTL
                                                        WAMPSSGL_PFAILTIM
                                                                                    Has secondary powerfailed?
                     12
                         01A9
                                 381
                                               BNEQ
                                                                                    Br if yes, don't wait for him
                         01AB
                         01AB
                                                        DF MPPFMSWT
                         01AB
                                               INCL
                                                        W^PFM$L_CNT_IWAIT
                                                                                  : Inc perf meas invalidate loop counter
                         01AB
                                               .ENDC
                         01AB
                                  386
          0000°CF
                         01AB
                                                       W^MPS$GL_INVALID
                                               TSTL
                                                                                    Acknowledged yet?
                         01AF
                                               BNEQ
                                                        20$
                                  388
                                                                                    No, continue waiting
                   8EDO
                                  389
                                     50$:
                         01B1
                                               POPL
                                                        R10
                                                                                     Restore R10
     00000000 GF
                         0184
                                  390 60$:
                                                       G^MMG$FRE_TRYSKIP
                                               JMP
                                                                                  ; Continue with page fault
                                  391
                         01BA
                                 392 :
                         018A
```

- MULTI-PROCESSOR INTERRUPT HANDLER

```
- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 MPS$INVALID - Relay invalidate request t 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1
MPINT
                                                                                                                                                  Page
                                                                                                                                                          (1)
V04-000
                                                           The secondary did not acknowledge the invalidate request. Therefore,
                                            01BA
                                                         ; the primary assumes it has died. A message is placed in the error log
                                            01BA
                                                     395
                                                           and an indicator is incremented showing that this failure occurred.
                                            01BA
                                                           Then the multi-processing code is unhooked from the running system,
                                            01BA
                                                           making the primary ignore any further activity from the secondary.
                                            01BA
                                                     398
                                                           The pool space containing the multi-processing code is left untouched
                                            01BA
                                                           just in case the secondary is eventually resurrected and tries to
                                            01BA
                                                    400
                                                           continue executing. If this happens, some unexpected interrupt will
                                            01BA
                                                    401
                                                           probably be logged by the primary but nothing will have been lost,
                                                    402
                                            01BA
                                                           except whatever process the secondary may have been running.
                                            01BA
                                            01BA
                                                    404
                                                           This design allows a gradual degradation of the system to a single
                                            01BA
                                                    405
                                                           processor 11/780, instead of forcing a bugcheck.
                                                    406
                                            01BA
                                                         705:
                                            01BA
                                                                            W^MPS$GL_INV_NACK : Indicate secondary did #^M<RO,RT,R2,R3,R4,R5> : Save registers for MOVC
                           0000'CF
                                                    407
                                                                   INCL
                                                                                                         ; Indicate secondary did not acknowledge
                                            01BE
                                                    408
                                                                   PUSHR
                                       BB
                                                                           #MPS$C_INV_NACK,R1
#<EMB$R_SS_LENGTH+3>,R1
                             00'
                                       9A
                                                                                                        ; Size of ASCII message text
                                            0100
                                                    409
                                                                   MOVZBL
                                            0104
                                 15
                                       CO
                                                    410
                                                                   ADDL
                                                                                                          Add in overhead for message
                                       ČĀ
                                                    411
                                                                  BICL
                                                                            #3,R1
                                                                                                           Buffer size modulo 4
                      00000000 GF
                                       16
E9
                                            01 CA
                                                    412
                                                                            G^ÉRL$ALLOCEMB
                                                                                                           Allocate error log buffer
                                                                   JSB
                                 50
27
                             1E
                                            01D0
                                                                            RO.80$
                                                                                                           If failure, just unhook MP code
                                                                   BLBC
                                                                            #EMB$C_SS,EMB$W_SS_ENTRY(R2); Set type of error log message 
#MPS$C_INV_NACK,EMB$W_SS_MSGSZ(R2); Set size of ASCII text msg
R2; Save buffer address
                        04 A2
                                       B0
                                            01D3
                                                    414
                                                                   MOVW
                           0000'8F
                  10 A2
                                       B0
                                            01D7
                                                    415
                                                                   MOVE
                                       DD
                                            01DD
                                                    416
                                                                   PUSHL
                                                                            #MPS$C_INV_NACK,W^MPS$T_INV_NACK,EMB$B_SS_MSGTXT(R2) ; Msg_txt
               0000'CF
                           0000
                                       28
                                                                   MOVC
      12 A2
                                            01DF
                                                    417
                                                                                                         ; Restore buffer address
                                     8ED0
                                            01E8
                                                    418
                                                                  POPL
                      0000000'GF
                                       16
                                            01EB
                                                    419
                                                                   JSB
                                                                            G^ERL$RELEASEMB
                                                                                                         : Release error log buffer
                                            01F1
                                                    420
                                            01F1
                                                         ; Now unhook the multi-processing code and restore the system to
                                            01F1
                                                         : a single processor 11/780, vanilla VMS system.
                                            01F1
                                                    424
                                            01F1
                                                                           #MPS$V_STOPREQ.MPS$GL_STOPFLAG.90$; Indic primary forced a stop G^EXE$GL_MP.R10; Get address of MP code w^MPS$UNROOK; Unhook MP code from VMS code
                                                         805:
             00 00000000 EF
                                            01F1
                                                                  BBSSI
                                                    426
427
428
                 5A 00000000'GF
                                            01F9
                                                         905:
                                                                   MOVL
                                       30
                                            0200
0203
0207
                              FDFD'
                                                                  BSBW
                                       BA
31
                                                                            #^M<RO,R1,R2,R3,R4,R5,R10>; Restore registers
                           043F 8F
                                                                  POPR
```

: Continue with normal VMS code

429

BRW

FFAA

17

0000000 '9F

```
5
                    - MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 MPS$BUGCHECK - Relay bugcheck request to 5-SEP-1984 02:06:30
                                                                                                VAX/VMS Macro V04-00
                                                                                                                                         12 (1)
                                                                                                                                  Page
                                                                                                [MP.SRC]MPINT.MAR:1
                          A050
A050
A050
A050
                                                 .SBTTL MPS$BUGCHECK - Relay bugcheck request to secondary and wait
                                         FUNCTIONAL DESCRIPTION:
                          A050
A050
A050
                                          MPS$BUGCHECK makes sure that the secondary is out of the way before
                                          the primary procedes with the bugcheck logic. It sets a flag to
                                          indicate a bugcheck is requested. Then interrupts the secondary to make it notice the flag. The primary then waits for the secondary
                          020A
                          020A
                                          to acknowlege the bugcheck request.
                          A050
A050
A050
                                          ENVIRONMENT:
                                                 Executed by the primary processor.
                          020A
                                                 IPL = 31
                          020A
                          020A
                                  446
                          020A
                          020A
                                       MPS$BUGCHECK::
00 0000°CF
                          020A
                                                          #BUG$V_BUGCHK,W^MPS$GL_BUGCHECK,10$; Indicate bugcheck request MPS$K_STOPSTATE GT_MPS$K_INITSTATE
               00
                                                 BBSSI
                     E6
                          0210
                                   450
                                                 ASSUME
                          0210
                                                          W^MPS$GL_STATE,#MPS$K_INITSTATE ; Is secondary active?
         0000'CF
                                       105:
   05
                                   451
                                                 CMPL
                          0215
0217
                     18
                                                 BGEQ
                                                                                          Br on not active, don't request bugchk
                     £6
                                                           #BUG$V_BUGCHK,W^MPS$GL_BUGCHECK,20$; Indicate bugcheck request
00 0000'CF
               00
                                                 BBSSI
                          021D
                                                           W^MPS$INTSCND
                                       20$:
                                                 BSBW
                                                                                         Interrupt secondary to notice request
                          0220
0227
022D
                     DÓ
                                   455
    00E4E1C0 8F
                                                           #15000000,R0
                                                                                          Wait a significant amount of time
                                                 MOVL
                     Ĕ7
11
02 0000'CF
               01
                                   456 30$:
                                                           #BUG$V_ACK1,W^MPS$GL_BUGCHECK,40$; Wait for secondary acknowlege
                                                 BBCCI
               03
                                   457
                                                 BRB
                                                           50$
                                                                                          Secondary done, continue with bugchk
                          022F
0232
                                   458 40$:
459 50$:
               50
                                                 SOBGEQ
                                                          RO.30$
                                                                                          Repeat as secondary not acknowleded
```

a#EXESINIBOOTADP

Continue with normal bugcheck code

JMP

```
- MULTI-PROCESSOR INTERRUPT HANDLER 16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 MPS$SE(BUGCHK - Relay secondary's bugche 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1
MPINT
                                                                                                                                                                   13 (1)
                                                                                                                                                           Page
V04-000
                                                                       .SBTTL MPS$SECBUGCHK - Relay secondary's bugcheck request to primary
                                                       462
                                                            : FUNCTIONAL DESCRIPTION:
                                                       464
                                                       465
                                                               MPS$SECBUGCHK is executed when the secondary processor wants to initiate
                                                              a bugcheck. It sets a flag indicating a bugcheck is requested and interrupts the primary to make it notice the flag. The secondary then waits for the primary to interrupt it with the actual bugcheck request
                                                       466
                                                       467
                                                               by executing a self-branch.
                                                       470
                                                       471
472
473
474
                                                               INPUTS:
                                               0238
0238
                                                                       The return address pushed on the stack by calling this routine
                                               0238
                                                                       is the address of the bugcheck code being requested.
                                               0238
                                                       475
                                              0238
0238
                                                       476
                                                               OUTPUTS:
                                              0238
0238
0238
0238
0238
                                                       478
479
                                                                       None
                                                       480
                                                               ENVIRONMENT:
                                                       481
                                                       482
483
                                                                      Executed by the secondary processor.
                                               0238
                                                       484
                                              0238
0238
0238
                                                       485
                                                            MPS$SECBUGCHK::
                                                       486
                   FE42 CF
                               00 BE
                                                       487
                                                                       WVOM
                                                                                 a(SP), W^MPS$GW_BUGCHKCOD; Set type of bugcheck requested
                        00000000 GF
                                                                                 G^EXESGL RPB.RO
                                                                                                                  Get address of RPB
                  50
                                         DO
                                                       488
                                                                       MOVL
                                                                                 #RPB$B_WAIT, RPB$L_BASE(RO), RPB$L_BUGCHK(RO); Load loop adr
                                                       489
     OOFC CO
                        00000100 8F
                                         C1
                                                                       ADDL3
                                              024F
0252
0258
                                                                                                                 Lower IPL, enabling inter-proc intrpt
                                                       490
                                                                       SETIPL
                                                                                 #IPL$ SYNCH
                                                                                 #MPS$V_SECBUGCHK,W^MPS$GL_SECREQFLG,10$; Set request flag
                                                       491
                   00 0000°CF
                                                                       BBSSI
                                         E6
30
E6
D1
18
                                                       492
                                                                                 W^MPS$INTPRIM
                                                            105:
                                                                                 W^MPS$INTPRIM : Interrupt primary processor #LCK$V_INTERLOCK, W^MPS$GL_INTERLOCK, 20$; Flush cache queue
                                 FDFC
                                                                       BSBW
                                                       493
                   00 0000°CF
                                   00
                                              025B
                                                                       BBSSI
                                                            20$:
                            0000 CF
                                              0261
                                                       494
                                                                                 W^MPS$GL_STATE,#MPS$K_INITSTATE ; Secondary active?
                       05
                                                                       CMPL
                                                       495
                                   02
                                                                       BGEQ
                                              0566
                                                                                                                 Br if not active
                                                       496
                                                            30$:
                                   FE
                                         11
                                              0268
                                                                       BRB
                                                                                 30$
                                                                                                                  Wait for interrupt from primary to
                                               026A
                                                                                                                   handle the bugcheck
                                                       498
                                                            405:
                                                                                                                  This halt causes the secondary to
                                               026A
                                                                       HALT
                                                                                                                 start executing RESTAR.CMD on the
                                                       499
                                               026B
                                               026B
                                                       500
                                                                                                                 console device if restart is enabled.
                                                        501
                                               026B
                                               026B
                                                        502
                                                                       .END
```

MPINT Symbol table	- MULT	I-PROCE	SSOR 1	NTERRUPT HANDLER 16-SEP-1984 5-SEP-1984	02:04:07 02:06:30	VAX/VMS Macro V04-00 [MP.SRC]MPINT.MAR;1	Page 14 (1	,)
BUGSV_BUGCHK BUGS MPBADMCK EMBSB_SS_MSGTXT EMBSC_SS EMBSK_SS_LENGTH EMBSC_SS EMBSK_SIZE EMBSW_SIZE EMBSW_SIZE EMBSW_SS_ENTRY EMBSW_SS_MSGSZ ERLSACLOTEMB EXESGL_MP EXESGL_MP EXESGL_MP EXESGL_TRY EXESTITEOOK MAX_PORTS MMGSFRE_TRYSKIP MMMSL_CSR MMMGSFRE_TRYSKIP MMMSL_CSR MMMSS_CSR MMMSS_CSR MMMSS_CSR MMMSS_CSR MMMSM_CSR MMMMSM_CSR MMMMSM_CSR MMMSM_CSR MMMSM_CSR MMMSM_CSR MMMSM_CSR MMMSM	======================================	XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	02 02 02 02	MPSSGL_MPMTIR MPSSGL_PFAILTIM MPSSGL_PRIMSKT MPSSGL_SCNDMSKT MPSSGL_SCNDMSKT MPSSGL_SCNDMSKT MPSSGL_SCNDMSKT MPSSGL_SCODMSKT MPSSGL_STATE MPSSGL_STOPFLAG MPSSGL_BUGCHK MPSSK_EXECSTATE MPSSK_EXECSTATE MPSSK_INITSTATE MPSSC_INITSTATE MPSSC_INITSTAT	**************************************	X 02 X 03 X 03 X 03 X 04 X 04 X 05 X 06 X 07 X 07		

(1)

16-SEP-1984 02:04:07 VAX/VMS Macro V04-00 5-SEP-1984 02:06:30 [MP.SRC]MPINT.MAR;1

Psect synopsis!

PSECT name Allocation PSECT No. Attributes ABS 00000000 0.) NOWRT NOVEC BYTE CON NOPIC ABS LCL NOSHR NOEXE NORD Ŏ.) SABSS 00000000 1.) NOPIC USR CON ABS LCL NOSHR EXE RD WRT NOVEC BYTE **AEXENONPAGED** 0000026B 619.) NOPIC REL USR CON LCL NOSHR EXE RD WRT NOVEC LONG

Performance indicators

Phase	Page faults	CPU Time	Elapsed Time
Initialization	32	00:00:00.10	00:00:01.15
Command processing	131	00:00:00.85	00:00:04.28
Pass 1	288	00:00:08.89	00:00:28.05
Symbol table sort	Ö	00:00:01.20	00:00:01.96
Pass 2	109	00:00:02.14	00:00:06.64
Symbol table output	12	00:00:00.09	00:00:00.38
Psect synopsis output	Ž	00:00:00.02	00:00:00.23
Cross-reference output	Ō	00:00:00.00	00:00:00.00
Assembler run totals	576	00:00:13.29	00:00:42.70

The working set limit was 1500 pages.
47795 bytes (94 pages) of virtual memory were used to buffer the intermediate code.
There were 50 pages of symbol table space allocated to hold 791 non-local and 32 local symbols.
507 source lines were read in Pass 1, producing 17 object records in Pass 2.
30 pages of virtual memory were used to define 29 macros.

Macro library statistics !

Macro library name

MPINT

Psect synopsis

Macros defined

\$255\$DUA28:[MP.OBJ]MP.MLB;1
\$255\$DUA28:[SYS.OBJ]LIB.MLB;1
\$255\$DUA28:[SYSLIB]STARLET.MLB;2 TOTALS (all libraries)

17 26

950 GETS were required to define 26 macros.

There were no errors, warnings or information messages.

MACRO/LIS=LISS:MPINT/OBJ=OBJS:MPINT MSRCS:MPPREFIX/UPDATE=(ENHS:MPPREFIX)+MSRCS:MPINT/UPDATE=(ENHS:MPINT)+EXECMLS/LIB+LIBS:MP.MLB/LI

0248 AH-BT13A-SE

DIGITAL EQUIPMENT CORPORATION CONFIDENTIAL AND PROPRIETARY

